



# *Best Paper Award of ATIS 2015*

**Logic/Clock-Path-Aware At-Speed Scan Test Generation for  
Avoiding False Capture Failures and Reducing Clock Stretch**

**K. Asada, X. Wen, S. Holst, K. Miyase, S. Kajihara**

**M. A. Kochte, E. Schneider, H.-J. Wunderlich and J. Qian**

Michiko Inoue  
General Co-Chair

Virendra Singh  
General Co-Chair

Adit Singh  
Program Chair