

Low-Power Testing

for Low-Power Devices



Test

Power



Xiaoqing Wen


Kyushu Institute of Technology

wen@cse.kyutech.ac.jp



Critical Elements in IC Industry

Area * Performance * Power




Basic Message


High Functionality

Success
in
IC Industry

Low Power



Low - Power
Design



Low - Power
Test

A Cool Product

Outline

- 1. Risk of Low-Power LSI Circuits in Testing**
- 2. Basic Strategy to Test Power Reduction**
- 3. Shift Power Reduction**
- 4. Capture Power Reduction**
- 5. New Research Opportunities**
- 6. Summary**

Outline

1. Risk of Low-Power LSI Circuits in Testing

2. Basic Strategy to Test Power Reduction

3. Shift Power Reduction

4. Capture Power Reduction

5. New Research Opportunities

6. Summary

1. Risk of Low-Power LSI Circuits in Testing


CMOS Power and Its Trend

Static Power

$P_{\text{subthreshold_leakage}}$
 $P_{\text{gate-oxide_leakage}}$


Dynamic Power

$P_{\text{charge/discharge}}$
 $P_{\text{short-circuit}}$



1. Risk of Low-Power LSI Circuits in Testing


Power-Affecting Factors



Different for Function-Mode and Test-Mode.

1. Risk of Low-Power LSI Circuits in Testing

Example of Low-Power Design




Extremely Low Functional Power Achieved

1. Risk of Low-Power LSI Circuits in Testing

Low Functional Power \neq Low Test Power


Heat Damage • Yield Loss • High Test Cost • Low Reliability



1. Risk of Low-Power LSI Circuits in Testing


General Flow of LSI Testing

Determine Test Power




1. Risk of Low-Power LSI Circuits in Testing

Shift Power and Capture Power



1. Risk of Low-Power LSI Circuits in Testing

Impact of Test Power in At-Speed Scan-Based LSI Testing



1. Risk of Low-Power LSI Circuits in Testing

Consequences

Good chips may be damaged or may fail in LSI testing.



Undue (No-Defect) Yield Loss



Big Financial Loss

New High-Performance MPU



A Few Hundreds US\$




Low-power design cannot be realized without low-power test !

Outline

1. Risk of Low-Power LSI Circuits in Testing
- 2. Basic Strategy to Test Power Reduction**
3. Shift Power Reduction
4. Capture Power Reduction
5. New Research Opportunities
6. Summary

2. Basic Strategy to Test Power Reduction


Shift Power and Capture Power



Different Reduction Strategies Needed

2. Basic Strategy to Test Power Reduction


Characteristics of Shift Power



- Shifting a pattern, even a functional one, may cause heavy switching.
- IR-drop may be worse in shift mode than in capture mode.
- All test vectors may have the shift power problem.
- Slow shift frequencies help reduce heat impact but not clock skew.
- Circuit / clock change has no impact on ATPG, time, size, and coverage.
- Only scan chains need to be considered as sensitized paths.

2. Basic Strategy to Test Power Reduction


Characteristics of Capture Power



- The impact of capture power depends on sensitized paths.
- Reducing capture power may be needed to avoid yield loss.
- Increasing capture power may help to improve test quality.
- Circuit / clock change may impact ATPG, time, size, and coverage.
- Capture power is highly dependent on the content of a pattern.
- Power management circuitry can be used for capture power reduction.
- A small number of test vectors suffers from the capture power problem.

2. Basic Strategy to Test Power Reduction

Integrated Reduction of Both Shift and Capture Power




Type of Solution $\left\{ \begin{array}{l} \text{Soft: Test Data Manipulation} \\ \text{Hard: Circuit Modification} \end{array} \right.$

Outline

1. Risk of Low-Power LSI Circuits in Testing
2. Basic Strategy to Test Power Reduction
- 3. Shift Power Reduction**
4. Capture Power Reduction
5. New Research Opportunities
6. Summary


3. Shift Power Reduction



3. Shift Power Reduction (SOFT)

Low-Shift-Power X-Filling


- 0-Fill** → Fill all X-strings with 0.
- 1-Fill** → Fill all X-strings with 1.
- MT-Fill** → If the specified bits on both sides of an X-string have the same logic value, the X-string is filled with that logic value; if the specified bits on the two sides of an X-string have opposite logic values, the X-string is filled with an arbitrary logic value.
- Adjacent-Fill** → Fill an X-string with the nearest specified-bit in the shift direction.



Easy to implement. / No circuit overhead.
Limited effect in test compression environments. / Test data increase.

3. Shift Power Reduction (Hard)

Scan Segmentation




Predictable and data-independent shift (in & out) power reduction.
No change to ATPG and no increase in test application time.

Outline


1. Risk of Low-Power LSI Circuits in Testing
2. Basic Strategy to Test Power Reduction
3. Shift Power Reduction
- 4. Capture Power Reduction**
5. New Research Opportunities
6. Summary

4. Capture Power Reduction




4. Capture Power Reduction

Basic Idea of Capture Power Reduction



4. Capture Power Reduction (SOFT)




The *In-ATPG* Approach



Easy to implement. / Severe test data increase.

4. Capture Power Reduction (SOFT)


The *Post-Test-Generation* Approach



Easy to implement. / No test data increase.


4. Capture Power Reduction (SOFT)

Example of Test Relaxation





Industrial Circuit

(90nm process / 1.2V / 50K gates / 2.5% VDD IR-drop budget)



4. Capture Power Reduction (SOFT)

Example of Low-Power-X-Filling




4. Capture Power Reduction (SOFT)

Effect of Low-Capture-Power X-Filling


Industrial Circuit

(90nm process / 1.2V / 50K gates / 2.5% VDD IR-drop budget)




4. Capture Power Reduction

Extension to Compressed Scan Testing (**Combinational**)



4. Capture Power Reduction

Extension to Compressed Scan Testing (Sequential)



Outline

1. Risk of Low-Power LSI Circuits in Testing
2. Basic Strategy to Test Power Reduction
3. Shift Power Reduction
4. Capture Power Reduction
- 5. New Research Opportunities**
6. Summary

5. New Research Opportunities

Where Are We Now ?

- ① The test power problem has become real and severe in industry.
- ② Test power has been separated into shift power and capture power.
- ③ Simple metrics developed for test power analysis, ex. WSA.
- ④ Solutions developed for reducing average shift power.
- ⑤ Solutions developed for reducing peak capture power.



Mission Accomplished ?



5. New Research Opportunities

The Answer




O

N



5. New Research Opportunities

Low-Power ≠ Power-Safety



 Transition-Gate


 No-Transition-Gate

Circuit	# of Gates	# of FFs	# of Clock Gators	# of Test Vectors	Test Power Analysis				
					# of Risky Test Vec.	Ave. Sens. Paths / Vec.	Ave. Risky. Paths / Vec.	CPU (sec.)	# of Risky Vec. with Low WSA
Small	50K	1,077	66	319	8	0.1	1.1	48	3
Large	600K	35,566	984	191	11	0.2	3.8	2,772	5

5. New Research Opportunities

Gold Rush Goes On

- ① Fast and accurate vector-based test power safety checking
- ② Mitigating the clock-skew impact of shift power
- ③ Pinpoint capture power management
- ④ Solution-independent migration framework for test compression
- ⑤ IP development with predefined low-power test data / infrastructure
- ⑥ High-quality low-shift-power & low-capture-power logic BIST
- ⑦ Power-safe 3D testing



More Gold Ahead

5. New Research Opportunity --- 1

Fast and Accurate Test Power Impact Analysis

Excessive Heat + Excessive Delay along Sensitized Paths

Heat
Analysis

IR-Drop
Analysis + Delay
Analysis

Sensitization
Analysis

Ideal but costly in terms of CPU time and data volume.

Severe impact of
process variation.




No one can predict whether a test vector is power-safe or not.

No one knows whether test power is sufficiently reduced or not.


5. New Research Opportunity --- 2

Mitigating the Clock-Skew Impact of Shift Power



5. New Research Opportunity --- 3

Pinpoint Capture Power Management



Right Power Test ←

Pinpoint

No need to consider **dead areas**.

Hot areas must be removed.


Cold areas may be made "warm".

Outline

1. Risk of Low-Power LSI Circuits in Testing
2. Basic Strategy to Test Power Reduction
3. Shift Power Reduction
4. Capture Power Reduction
5. New Research Opportunities
- 6. Summary**


6. Summary

Holistic View



6. Summary

Technology Evolution



6. Summary


Basic Message

Functional Power (1x) \neq Test Power (2x~5x)
Excessive Test Power \longrightarrow Test-Induced Yield Loss

Low-power LSI circuits are at risk in testing !

**Low - Power
Design**

**Low - Power
Test**



THANK YOU

Let us make LSI testing “cool”.

